久久久影院免费_波多野结衣一区_亚洲国产一区二区在线观看 _日韩中文欧美

        1、培訓過程中，如有部分內容理解不透或消化不好，可免費在以后培訓班中重聽；
        2、培訓結束后,培訓老師留給學員手機和Email,免費提供半年的技術支持，充分保證培訓后出效果；
        3、培訓合格學員可享受免費推薦就業機會。 。專注高端培訓13年，曙海提供的證書得到本行業的廣泛認可，學員的能力得到大家的認同，受到用人單位的廣泛贊譽。

培訓方式以講課和實驗穿插進行。

IC Compiler 1?

?

Overview
The workshop starts out with a high-level introduction to IC Compiler? graphical user interface, during which you will learn about the 3 core commands place_opt, clock_opt, and route_opt, as well as the more targeted atomic commands for more specific needs.

?

You will learn the details of design and timing setup, including setting up physical and logical libraries, importing design formats and floorplans, and setting the design up for proper timing analysis.

?

The workshop goes in-depth into using IC Compiler to perform placement, power optimization, scan optimization, clock tree synthesis and routing operations, including interleaved logic optimizations. You will also learn how to perform Design-for-Manufacturing tasks in IC Compiler, including antenna fixing, via doubling, metal filling, and critical area optimization. Another unit is dedicated to the topic of the new Multi Scenario capabilities, including how to apply SDC constraint files and operating conditions and how to perform analysis and optimization in parallel. The unit will also show you the advantages of using on-chip-variation mode.

?

The class explores the new Design Planning features in IC Compiler, which support full flat floorplanning including automatic macro placement, power network synthesis and analysis, and prototype route and optimization.

?

The workshop is accompanied by comprehensive hands-on labs, which provide an opportunity to apply all concepts covered during the lectures.

?

Objectives?
At the end of this workshop the student should be able to:?
?? Read necessary files required to run IC Compiler, resolving common errors/warnings?
?? Set up timing for analysis and optimizations?
?? Perform placement and optimizations?
?? Analyze congestion maps and reports?
?? Perform power optimization?
?? Perform scan reordering using ScanDEF?
?? Set up the design for clock tree synthesis?
?? Perform clock tree synthesis and post-CTS optimizations?
?? Analyze timing and clock specifications post CTS?
?? Route the design using the core and atomic commands?
?? Describe the need for Multi-corner, Multi-Mode analysis, and optimization?
?? Specify a scenario in IC Compiler?
?? Analyze the design for SI and perform SI optimizations?
?? Perform unconstrained and freeze silicon ECOs?
?? Perform antenna fixing, via doubling, metal filling, filler cell insertion, critical area optimization?
?? Create a flat floorplan including core and IO area setup, power network synthesis and routing, timing driven macro placement?
?? Perform power network analysis and virtual pad insertion?

?

Audience Profile
ASIC, back-end,?or?layout designers with experience in standard-cell-based automatic Place and Route.

?

Prerequisites
To benefit the most from the material presented in this workshop, students should have working knowledge of Physical Design using Physical Compiler, Astro,?or?any other physical design tool.

?

Course Outline?

?

Unit 1?
?? Introduction?
?? IC Compiler Basic Flow?
?? Design Planning?

?

Unit 2?
?? Placement, Power and Test?
?? Clock Tree Synthesis?

?

Unit 3?
?? Multi Scenario Optimization?
?? Routing and Signal Integrity?
?? Chip Finishing and DFM?